Home | Survey | Payment| Talks & Presentations | Job Opportunities
Journals   A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Journal of Fudan University(Natural Science)
0427-7104
2009 Issue 4
fang fu dan da xue xiao chang yang yu liang : da xue bu neng mei you jing shen wei qiang
..............page:442
A New Steganalysis Method for YASS
LIU Hong;WANG Jian-jun
..............page:443-450
Adaptive Matching Network for Antenna Mismatch Correction
LU Wen-jing;XU Jun;HUANG Cong;K.Buisman;L.C.N.de Vreede
..............page:451-454
A Double-Sampling 38-μW 92-dB Sigma-Delta Modulator with 8-kHz Signal Bandwidth
QI Da;LI Yuan-wen;YE Fan;XU Jun;REN Jun-yan;LI Ning
..............page:517-522,526
Effect of Heat Treatment on the Electrochemical Properties of SnO2/Graphite Composite
CHEN Yi-min;FU Yan-bao;MA Xiao-hua;MA Ruo-biao
..............page:523-526
Novel Pre-Charge Strategy for Power Efficient SRAM
CHEN Shu-yu;YAN Wei-wei;ZENG Xiao-yang
..............page:455-459
Corrosion Behavior of AISI 316 Stainless Steel Nitrided with PIII
GU Xiao-bao;WU Xiao-jing;DENG Bo;LI Jin
..............page:527-532
fu dan xue bao ( zi ran ke xue ban ) zheng gao jian ze
..............page:533
Cross-Layer Design in Multiuser MIMO SDMA Systems
SHEN Wei-wei;LIU Zhaowei;WANG Zong-xin
..............page:413-416
A SoC Design Exploration Algorithm Based on Branch-and-Bound and List Scheduling
XU Feng;YU Cheng-fang;LI Dan
..............page:417-422
A Fair Dynamic Bandwidth Allocation Algorithm for EPON with Service Level Agreement Supporting
GAN Ping1;2;QIAN Song-rong1
..............page:423-430
New Fast FPGA Placer
XU Jia-wei;LAI Jin-mei;TONG Jia-rong
..............page:431-437
VLSI Design of Reconfigurable SRRC Filter and Its Automatic Code Generation
CHEN Shu-yu;ZENG Xiao-yang;CHEN Yun;WU Jian-qiang
..............page:438-442
Design of 10-bit 100-Ms/s Video Analog Front End IP Core
GU Jin-long;WANG Rui;QIN Ya-jie;HONG Zhi-liang
..............page:460-464
Design of a High-Performance and Low-Power Two-Stage OP Amp
WENG Di;FAN Ming-jun;YE Fan;REN Jun-yan
..............page:465-469
Design of an Improved Architecture for Fast Locking DLL Used in FPGA
TAN Cong;BU Hai-xiang;TANG Pu-shan
..............page:470-476
A Digital Calibration Technique with High Speed and Low Complexity
LIN Kai-hui;LUO Lei;YE Fan;REN Jun-yan
..............page:477-484
fa xian grk zai pei tai fa yu zhong de xin gong neng
..............page:484
A New Measurement System of Longitudinal Surface Magneto-Optic Kerr Effect in Large Magnetic Field
GU Pei-pei;MA Bin;ZHANG Zong-zhi;JIN Qin-yuan
..............page:485-492
shou jie liu hua qing sheng wu yi xue guo ji hui yi chuan chu xin xi liu hua qing dui ren ti xi tong you diao jie bao hu zuo yong xiang guan yao wu zheng zai yan zhi zhong
..............page:492
A High Speed Divide-by-14/16 Dual-Modulus Phase Switching Prescaler
ZHOU Ye;SHEN Wei-lun;HUANG Yu-mei;HONG Zhi-liang
..............page:493-498
Analysis and Design of Low-Jitter Clock Driver for Wideband ADC
CHENG Long;LUO Lei;REN Jun-yan
..............page:499-505
Influence of Trench Depth of UMOS Power Device on Electrical Performance
ZHANG Jin-ying1;HUA Guang-ping2;JI Xin-ming1;Zhou Jia1;HUANG Yi-ping1
..............page:506-510
High Effective Dynamic Reconfigurable Registers in FPGA
LU Hai-zhou;LAI Jin-mei;TONG Jia-rong
..............page:511-516
© 2006 Oriprobe Information Services, Inc. All rights reserved
Tel: 1-519-977 9050 | Email:info@oriprobe.com
Home | Survey | Payment | Talks & Presentations | Job Opportunities